

## **AMENDMENTS TO THE CLAIMS**

1           1.       (Previously Presented)       A logic circuit, comprising:  
2                   a first logic stage comprising first logic circuitry operable to receive a first  
3                   set of input signals and to generate a first output signal in response  
4                   thereto, wherein said first logic circuitry comprises clocked  
5                   precharge and evaluate transistors and further comprises full-  
6                   complementary low-beta-ratio static logic; and  
7                   at least one subsequent logic stage, comprising second logic circuitry  
8                   operable to receive a second set of input signals and to generate a  
9                   second output signal in response thereto, wherein said second logic  
10                  circuitry comprises non-clocked, low-beta-ratio static logic.

1           2.       (Previously Presented)       The logic circuit of claim 1, wherein said  
2           first logic circuitry comprises a plurality of input transistors configured in a first tapered  
3           stack.

1           3.       (Previously Presented)       The logic circuit of claim 2, wherein said  
2           clocked precharge circuitry comprises at least one pMOS transistor operable to hold a  
3           first node at a voltage,  $V_{dd}$ , during a precharge phase.

1           4.       (Previously Presented)       The logic circuit of claim 3, wherein said  
2           tapered stack of input transistors comprises a plurality of nMOS transistors operable to  
3           conditionally pull said first node to a lower voltage during an evaluation phase in  
4           response to a predetermined set of input signals.

1           5.       (Previously Presented)       The logic circuit of claim 4, wherein said  
2 subsequent logic stage comprises a plurality of input transistors configured in a second  
3 tapered stack connected to a second node that is maintained at a voltage, Vdd, during a  
4 precharge phase and wherein said input transistors are operable to conditionally pull said  
5 node to a lower voltage during an evaluation phase in response to a predetermined set of  
6 input signals.

1           6.       (Previously Presented)       The logic circuit of claim 5, wherein said  
2 low-beta-ratio static logic in said second logic circuitry comprises a plurality of pMOS  
3 transistors operably connected to said second node and wherein said plurality of pMOS  
4 transistors are operable to hold said second node at a voltage, Vdd, during said precharge  
5 phase.

1           7.       (Previously Presented)       The logic circuit of claim 6, wherein said  
2 second tapered stack of input transistors comprises a plurality of nMOS transistors with  
3 each individual nMOS transistor in said second stack has its gate connected to the gate of  
4 one of said plurality of pMOS transistors.

1           8.       (Previously Presented)       The logic circuit of claim 7, wherein the  
2 beta-ratio of said non-clocked static logic in said second logic circuitry is less than 1:1.

1           9.       (Previously Presented)       The logic circuit of claim 8, wherein the  
2 precharge load for maintaining said second node at Vdd is distributed across said  
3 plurality of pMOS transistors connected to said second node.

1           10.     (Previously Presented)       A method of operating a logic circuit,  
2 comprising:  
3               receiving a first set of input signals in a first logic circuit and generating a  
4               first output signal in response thereto,  
5               receiving a second set of input signals in a second logic circuit and  
6               generating a second output signal in response thereto,  
7               wherein said first logic circuitry comprises clocked precharge and evaluate  
8               transistors and further comprises full-complementary low-beta-  
9               ratio static logic; and  
10              wherein said second logic circuitry comprises non-clocked, low-beta-ratio  
11              static logic.

1           11.     (Previously Presented)       The method of claim 10, wherein said first  
2 logic circuitry comprises a plurality of input transistors configured in a first tapered stack.

1           12.     (Previously Presented)       The method of claim 11, wherein said  
2 clocked precharge circuitry comprises at least one pMOS transistor operable to hold a  
3 first node at a voltage,  $V_{dd}$ , during a precharge phase.

1           13.     (Previously Presented)       The method of claim 12, wherein said  
2 tapered stack of input transistors comprises a plurality of nMOS transistors operable to  
3 conditionally pull said first node to a lower voltage during an evaluation phase in  
4 response to a predetermined set of input signals.

1           14.   (Previously Presented)       The method of claim 13, wherein said  
2 subsequent logic stage comprises a plurality of input transistors configured in a second  
3 tapered stack and wherein said second tapered stack of input transistors is connected to a  
4 second node that is maintained at a voltage, Vdd, during a precharge phase and wherein  
5 said input transistors are operable to conditionally pull said node to a lower voltage  
6 during an evaluation phase in response to a predetermined set of input signals.

1           15.   (Previously Presented)       The method of claim 14, wherein said low-  
2 beta-ratio static logic in said second logic circuitry comprises a plurality of pMOS  
3 transistors connected to said second node and wherein said plurality of pMOS transistors  
4 are operable to hold said second node at a voltage, Vdd, during said precharge phase.

1           16.   (Previously Presented)       The method of claim 15, wherein said  
2 second tapered stack of input transistors comprises a plurality of nMOS transistors with  
3 each individual nMOS transistor in said second stack has its gate connected to the gate of  
4 one of said plurality of pMOS transistors.

1           17.   (Previously Presented)       The method of claim 16, wherein the beta-  
2 ratio of said non-clocked static logic in said second logic circuitry is less than 1:1.

1           18.   (Previously Presented)       The method of claim 17, wherein the input  
2 transistors in said second tapered stack in said second logic circuitry, wherein said clocked  
3 precharge circuitry comprises at least one pMOS transistor operable to hold a first node at a  
4 voltage, Vdd, during an evaluation phase.